April, 2016

Implementation of AES algorithm

Abhinandan Aggarwal
Gagandeep Singh
Prof.(Dr.) Neelam Sharma
Implementation of AES algorithm
Abhinandan Aggarwal¹, Gagandeep Singh², Prof. (Dr.) Neelam Sharma³
Department of Electronics and Communication, Maharaja Agrasen Institute of Technology, New Delhi, India.

Abstract—Data security has become one of the most important concerns in the recent times. This has led to an increase in the importance of cryptography of the electronic data. Cryptography is the process of protecting digital information. Though there are numerous encryption systems used in security systems by various organizations, for the wider use, a particular encryption method is used as a standard. The internationally accepted and acclaimed algorithm is Advanced Encryption Standard (AES). Here in this design we are implementing the Advanced Encryption Standard (AES) with a key length of 128 bits using Verilog hardware description language (HDL).

Keywords—Advanced Encryption Standard (AES), cryptography, Cipher, Encryption, Field Programmable Gate Array (FPGA), Hardware description language (HDL), National Institute of Standards and Technology (NIST), Verilog.

I. INTRODUCTION
Each day millions of people generate enormous amounts of data in various fields such as banking, financial services, telecommunication etc. It is very important to not only keep this data secure during transmission but also during storage. In this regard cryptography provides a method to be able to rely on the data and keep it secure from the attackers.

For a long time Data encryption standard (DES) was the standard for the symmetric key encryption. It has key length of 56 bits. This key length is small and could easily be attacked. The National Institute of Standards and Technology (NIST) thus called for a proposal for a new advanced encryption standard. Selection of AES was an open process. In 2001 NIST declared the block cipher Rijndael as the new AES.

AES takes an input data stream of 128 bits and encrypts it to give the output cipher of 128 bits. It supports 3 different key lengths and with each key different no. of rounds are associated. For a 128 bit key there are 10 rounds, with 192 bit key 12 rounds and with 256 bit key there are 14 rounds.

Wireless Local Area Networks (WLAN), Wireless Personal Area Networks (WPAN), Wireless Sensor Networks (WSN), Smart Cards, the Wi-Fi encryption standard IEEE 802.11i, the secure shell network protocol SSH (Secure Shell), the Internet phone Skype are examples of a few technologies where AES is used.

II. RELATED WORK
AES was developed in a way so that it could be implemented on both software are hardware. Hardware implementation of AES can be done using the reprogrammable device like FPGAs (Field programmable gate arrays) as they can provide better performance than software methods.

The proposed design uses an efficient way of implementing the 128 bit key AES encryption by reusing the resources required for encrypting the data in each round. Thus, reducing the resources required for the encryption of data. This helps in reducing number of slices required in the FPGA and also helps in improving the performance. With a key length of 128 bits 10 rounds are required thus each round can be done in one clock cycle and thus a total of 10 clock cycles will be required to get the cipher text.

III. AES ALGORITHM
The complete flow of AES for a 128 bit key is as follows:
First the round key[0] is added to the plain text then the subsequent rounds are performed which use the same algorithm only in the last round there is no mix column layer except for these all other rounds function in the same way.

Each round has the following layers:

4.1 **Byte substitution layer:**

A simple substitution of each byte using a look up table is done. Each byte of is replaced by byte indexed by row (left 4-bits) & column (right 4-bits) ex. byte [95] is replaced by byte in row 9 column 5 which has value [2a]

4.2 **Shift row layer:** A circular byte shift in each row as:

a. 1st row is unchanged
b. 2nd row does 1 byte circular shift to left
c. 3rd row does 2 byte circular shift to left
d. 4th row does 3 byte circular shift to left
4.3 Mix column layer

The MixColumn step is a linear transformation which mixes each column of the state matrix. Each byte is replaced by a value dependent on all 4 bytes in the column and is performed by the following multiplication. Multiplication and addition of the coefficients is done in $GF(2^8)$. Where multiplication by 2 is done by performing a left shift and xor with 1B if msb before shift is 1 and multiplication by 3 is multiplication with (01 xor 10).

\[
\begin{pmatrix}
C_0 \\
C_1 \\
C_2 \\
C_3
\end{pmatrix} =
\begin{pmatrix}
02 & 03 & 01 & 01 \\
01 & 02 & 03 & 01 \\
01 & 01 & 02 & 03 \\
03 & 01 & 01 & 02
\end{pmatrix}
\begin{pmatrix}
B_0 \\
B_3 \\
B_1 \\
B_2
\end{pmatrix}
\]

4.4 Add round key layer

XOR current state with 128-bits of the round key.

Key transformation/schedule

The 128 bit key is divided into four 32 bit words. These words are then further processed to produce key in each round.

![Key transformation diagram](image-url)
Verilog HDL was used to implement this design. The simulation and verification of the design was done on Modelsim 6.4a. The synthesis of the design was done on Xilinx ISE. To minimize the resource requirement and the no. of slices needed the resources for each round were reused.

IV. RESULTS

The top module of the AES in Xilinx ISE 14.1 is as shown below

![Figure 8 AES Top Block Diagram](image)

5.1 AES encryption simulation

This simulation is done in Modelsim and shows the 128 bit output cipher text as output for 128 bit input. "y" is the output as the cipher text of 128 bits in the simulation for input "x" and for the key of 128 bits. Active low reset was used.

![Figure 9 AES Simulation Window](image)

5.2 AES synthesis

Synthesis was done using Xilinx ISE 14.1 and Spartan 3E XCS500E – FG320 FPGA kit was used. Synthesis results were:

![Figure 10 AES Synthesis Result](image)
V. CONCLUSION

Although software implementations lead to smaller requirement of resources but high performance and speed can be achieved by hardware implementations. An efficient implementation of AES was done which resulted in lower no. of slices required for implementation. The efficiency and performance was made to increase. Thus reusability of resources can lead to better results. Simulation of AES algorithm was done on ModelSim software and implemented on Xilinx XC3S500E Spartan-3E FPGA kit.

REFERENCES

[4] Understanding AES Mix-Columns Transformation Calculation, Kit Choy Xintong
[5] Yang Jun Ding Jun Li Na Guo Yixiong School of Information Science and Engineering, Yunnan University Kunming, China - “FPGA based design and implementation of reduced AES algorithm”(IEEE 2010).