Skip to main content
Article
A 2 GHz bandpass analog to digital delta-sigma modulator for CDMA receivers with 79 dB dynamic range in 1.23 MHz bandwidth
IEEE Journal on Solid State Circuits
  • Elias H. Dagher, Skyworks Solutions, Inc
  • Peter Stubberud, University of Nevada, Las Vegas
  • Wesley K. Masenten, Masenten and Associates
  • Matteo Conta, RFDomus
  • Thang Victor Dinh, Unav Microelectronics
Document Type
Postprint
Publication Date
11-1-2004
Publisher
IEEE
Abstract

This paper presents the design of a second-order single-bit analog-to-digital continuous-time delta-sigma modulator that can be used in wireless CDMA receivers. The continuous-time delta-sigma modulator samples at 2 GHz, consumes 18 mW at 1.8 V and has a 79-dB signal-to-noise ratio (SNR) over a 1.23-MHz bandwidth. The continuous-time delta-sigma modulator was fabricated in a 0.18- m 1-poly 6-metal, CMOS technology and has an active area of approximately 0.892 mm2 . The delta-sigma modulator's critical performance specifications are derived from the CDMA receiver specifications.

Keywords
  • Analog–digital conversion,
  • Analog-to-digital converters,
  • CMOS,
  • Code division multiple access (CDMA),
  • Continuous-time delta-sigma modulation,
  • High-speed integrated circuit,
  • Integrated circuits,
  • Metal oxide semiconductors, Complementary,
  • Modulators (Electronics)
Comments

© 2004 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Identifier
DOI: 10.1109/JSSC.2004.835831
Citation Information
Elias H. Dagher, Peter Stubberud, Wesley K. Masenten, Matteo Conta, et al.. "A 2 GHz bandpass analog to digital delta-sigma modulator for CDMA receivers with 79 dB dynamic range in 1.23 MHz bandwidth" IEEE Journal on Solid State Circuits Vol. 39 Iss. 11 (2004) p. 1819 - 1828
Available at: http://works.bepress.com/peter_stubberud/2/