![](https://d3ilqtpdwi981i.cloudfront.net/5fgGmn0DFpwATVzgksQMMDRb5qA=/425x550/smart/https://bepress-attached-resources.s3.amazonaws.com/uploads/f8/a0/2b/f8a02b9d-251f-4542-abb1-4db910c18087/thumbnail_445f0e7b-b4cd-4e8d-9ad0-3460c2c2247d.jpg)
© The Author(s). 2017. The rapid increase in wired Internet speed and the constant growth in the number of attacks make network protection a challenge. Intrusion detection systems (IDSs) play a crucial role in discovering suspicious activities and also in preventing their harmful impact. Existing signature-based IDSs have significant overheads in terms of execution time and memory usage mainly due to the pattern matching operation. Therefore, there is a need to design an efficient system to reduce overhead. This research intends to accelerate the pattern matching operation through parallelizing a matching algorithm on a multi-core CPU. In this paper, we parallelize a bit-vector algorithm, Myers algorithm, on a multi-core CPU under the MapReduce framework. On average, we achieve four times speedup using our multi-core implementations when compared to the serial version. Additionally, we use two implementations of MapReduce to parallelize the Myers algorithm using Phoenix++ and MAPCG. Our MapReduce parallel implementations of the Myers algorithm are compared with an earlier message passing interface (MPI)-based parallel implementation of the algorithm. The results show 1.3 and 1.7 times improvement for Phoenix++ and MAPCG MapReduce implementations over MPI respectively.
- Information security,
- Intrusion detection systems,
- MapReduce,
- Pattern matching,
- Signature-based
Available at: http://works.bepress.com/monther-aldwairi/27/