Skip to main content
Design of an Efficient 16 Bit Vedic Multiplier Using Carry Select Adder with Brent Kung Adder
International Journal & Magazine of Engineering Technology, Management and Research (2016)
  • Dasari Rudrama, Kshatriya College of Engineering
  • Inala Raghava Krishna, Kshatriya College of Engineering
A binary multiplier is an electronic circuit; mostly used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders. In this paper, a high speed and low power 16×16 Vedic Multiplier is designed by using low power and high speed carry select adder. Carry Select Adder (CSA) architectures are proposed using parallel prefix adders. Instead of using dual Ripple Carry Adders (RCA), parallel prefix adder i.e., Brent Kung (BK) adder is used to design Regular Linear CSA. Adders are the basic building blocks in digital integrated circuit based designs. Ripple Carry Adder (RCA) gives the most compact design but takes longer computation time. The time critical applications use Carry Look-ahead scheme (CLA) to derive fast results but they lead to increase in area. Carry Select Adder is a compromise between RCA and CLA in term of area and delay.
Delay of RCA is large therefore we have replaced it with parallel prefix adder which gives fast results. In this paper, structures of 16-Bit Regular Linear Brent Kung CSA, Modified Linear BK CSA, Regular Square Root (SQRT) BK CSA and Modified SQRT BK CSA are designed. This paper presents a technique for N×N multiplication is implemented and gives very less delay for calculating multiplication results for 16×16 Vedic multiplier. Comparisons with existing conventional fast adder architectures have been made to prove its efficiency. The performance analysis shows that the proposed architecture achieves three fold advantages in terms of delay-area-power. The synthesis results of the carry select adders and Vedic multiplier has compared with different conventional techniques.
  • Brent Kung (BK) adder,
  • Ripple Carry Adder (RCA),
  • Regular Linear Brent Kung Carry Select Adder,
  • Modified Linear BK Carry Select Adder,
  • Regular Square Root (SQRT) BK CSA and Modified SQRT BK CSA; Vedic Multiplier
Publication Date
Summer September 30, 2016
Publisher Statement
International Journal & Magazine of Engineering Technology, Management and Research 
Year: 2016 | Volume: 3 | Issue: 9 | Page No.: 840-846

Parmar, Shivani, and Kirat Pal Singh. "Design of high speed hybrid carry select adder." Advance Computing Conference (IACC), 2013 IEEE 3rd International. IEEE, 2013.
CrossRef  |  Direct Link  |  

Yajaun He, Chip-Hong Chang, and JiangminGu, "An area efficient 64-Bit square Root carry-select adder for low power Applications, " in Proc.IEEE International Symposium Circuits and Systems, vol. 4, pp. 4082-4085,2005.

M. Snir, "Depth-Size Trade-Offs for Parallel Prefix Computation",Journal of Algorithms, Vo!.7, Issue-2, pp.185-201, June 1986.

David Jeff Jackson and Sidney Joel Hannah, "Modelling and Comparisonof Adder Designs with Verilog HDL", 25th South-eastern Symposium on System Theory, pp.406-4tO, March 1993.

Belle W.Y. Wei and Clark D. Thompson, "Area-Time Optimal Adder Design", IEEE transactions on Computers, vo!.39, pp. 666-675, May1990.

Y. Choi, "Parallel Prefix Adder Design", Proc. 17th IEEE Symposium on Computer Arithmetic, pp. 90-98, 27th June 2005.

J. M. Rabaey, "Digital Integrated Circuits- A Design Perspective", New Jersey, Prentice-Hall, 2001.

R. Brent and H. Kung, "A regular layout for parallel adders", IEEE Transaction on Computers, vol. C-31,n o.3,p p. 260-264,M arch 1982.

AdilakshmiSiliveru, M. Bharathi, "Design of Kogge-Stone and BrentKung adders using Degenerate Pass Transistor Logic", International Journal of Emerging Science and Engineering, Vol.-I, Issue-4, February 2013.

K. Saranya, "Low Power and Area-Efficient Carry Select Adder", International Journal of Soft Computing and Engineering, Vol.-2, Issue-6, January 2013.

DeepthiObul Reddy and P. Ramesh Yadav, "Carry Select Adder with Low Power and Area Efficiency", lnlernalional Journal of Engineering Research and Developmenl, Vol. 3, Issue 3, pp. 29-35, August 2012.
Citation Information
Dasari Rudrama and Inala Raghava Krishna. "Design of an Efficient 16 Bit Vedic Multiplier Using Carry Select Adder with Brent Kung Adder" International Journal & Magazine of Engineering Technology, Management and Research Vol. 3 Iss. 9 (2016) p. 840 - 846 ISSN: 2348-4845
Available at:
Creative Commons license
Creative Commons License
This work is licensed under a Creative Commons CC_BY-NC International License.