Design of a High Speed 32-Bit Parallel Hybrid Adder for Digital Arithmetic SystemInternational Journal for Research in Applied Science & Engineering Technology (2016)
Addition is a heavily used basic fundamental arithmetic operation that figures prominently in any digital logic system, digital signal processor, control system and scientific applications. Addition is a very hardware intensive subject and one as users are mostly concerned with getting low smaller area and higher speed. In ALU, adders play a major role not only in addition but it also performing many other basic arithmetic operations like subtraction, multiplication, etc. Hence, realization of an efficient adder is required for better performance of an ALU and therefore the processor. This paper presents the design of 32-bit Parallel Hybrid Adder architectures consists of Ripple Carry Adder, Carry Look Ahead Adder and Carry Select Adder. The time delay and area have been analyzed. Results will show the variation of area and speed for different designs. The designed adder consists of parallel implementation of 8-bit Ripple Carry Adder and 8-bit Carry Look Ahead Adder together to form 32-bit Parallel Hybrid Adder. The 32-bit Parallel Hybrid Adder is synthesized for XC3S1600 of Spartan-3E FPGAs implemented in 90nm technology.
- Area Efficient,
- Low Propagation Delay,
Publication DateSummer July 28, 2016
Citation InformationVaibhav V. Deshmukh and Nitiket N. Mhala. "Design of a High Speed 32-Bit Parallel Hybrid Adder for Digital Arithmetic System" International Journal for Research in Applied Science & Engineering Technology Vol. 4 Iss. 7 (2016) p. 181 - 187 ISSN: 2321-9653
Available at: http://works.bepress.com/kiratpalsingh/73/
Creative Commons license
This work is licensed under a Creative Commons CC_BY-NC International License.