Area and Delay Efficient Carry Select Adder using Carry Prediction Approach

Satinder Singh Mohar, Punjabi University, Patiala, Punjab, India
Manjit Singh Bhamrah, Punjabi University, Patiala, Punjab, India

Available at: https://works.bepress.com/kiratpalsingh/70/
Area and Delay Efficient Carry Select Adder Using Carry Prediction Approach

Satinder Singh Mohar
Department of Electronics and Communication Engineering,
Punjabi University, Patiala, Punjab, India

Manjit Singh Bhamrah
Department of Electronics and Communication Engineering,
Punjabi University, Patiala, Punjab, India

Abstract: Various approaches and designs of digital arithmetic units have been proposed in the recent years and their merits and demerits have been compared on various performance parameters. In modern day digital systems, Arithmetic and Logic Unit operations on reconfigurable devices are the most important area of research. In this paper, a novel design for Carry Select Adder is proposed. In the design, the half adder of both the ripple carry adders is shared and an initial sum and carry is generated. The carry input module generates the ‘carry’ values and are passed through multiplexer in first method or xor-ed with the sum in the second method. The novel approach is then compared with the existing approaches in the literature and results show that the proposed approach outperforms all the previous approaches on the basis of delay and area complexity. The proposed approach shows significant improvement in both number of slices used and the combinational path delay.

Keywords: Carry Select Adder, Ripple Carry Adder, Delay, Area.

I. INTRODUCTION

The major block of many processor architectures such as digital signal processors and general purpose microprocessors is Arithmetic and logic unit (ALU). The most commonly functions of DSP such as filtering and convolution etc. are accomplished by ALU. In microprocessors and RISC processors, it is observed that ALU perform addition on 88.4% of total instructions and 71% of the total power consumption is contributed by high active register banks [6]. With the rapid increase in mobile industry, the computation speed is not only major concern in design of digital system but the smaller area and low power consumption also becomes the major concern of the system design. In design of digital system reducing the area and power consumption will increase the portability and battery life of the device [1].

Various adders can be used to perform addition. The Ripple Carry Adder (RCA) has smaller area and high propagation delay. Carry Look-Ahead Adder (CLA) has larger area and small propagation delay. The speed of addition in digital adder is limited by time required for carry to propagate through the adder. The sum for each present stage full adder is calculated until the previous stage full adder calculations are performed and carry output of previous stage full adder is given as carry input to the next stage full adder. The delay of Carry select adder is less as compared to CLA and RCA. CSLA consist of two RCA and 2:1 multiplexer. One RCA perform the calculation with assumption $C_{in} = 0$ and other RCA the calculation with assumption $C_{in} = 1$. The correct sum and carry are selected with the help of input carry which is used as select line to 2:1 mux [1].

This paper is structured as follows: In section II, previous work is explained. Section III, describes the proposed CSA. In section IV, Simulation results and comparison of proposed adder against existing architectures are analysed. Lastly, section V briefs the conclusions.

II. PREVIOUS WORK

Carry select adder uses multiple pairs of Ripple carry adders to generate partial sum and carry so Conventional CSLA is not area efficient. In order to reduce the power consumption and area various CSA architectures were designed. Sarabdeep Singh et al. introduced a modified carry select adder in which modification was done at gate -level. The RCA with $C_{in} = 1$ was replaced by Binary to Exces-1 Converter in conventional CSA. The area and power of modified adder was reduced but delay of modified CSA was increased [1]. Samiappa...
Saktikumaran et al proposed a fast CSA in which second RCA block was replaced with basic unit. The basic unit consists of incrementer and input to basic unit was 4 bit binary data. The output carry was generated in parallel using parallel chain of AND gates that reduced the propagation delay as compared to CCSA [2]. I. Chyn et al presented an area efficient CSA by sharing the CBL. The duplicated adder cells in the conventional uniform CSA were replaced by Common Boolean logic. The common Boolean logic had reduced the transistor count and power consumption and power delay product but delay of CSA_CBL was almost equivalent to that of RCA [3]. In order to reduce this problem, S. Manju et al introduced SQRT CSA_CBL. This adder required less number of gates which reduced delay, area and power of modified adder [4]. B. Ramkumar et al replaced RCA with \( C_{in}=1 \) with Binary to Excess-1 Converter in SQRT CSA. The modified CSA had lagged delay as compared to regular SQRT CSA but area and power consumption was reduced [5]. Kore Sagar Dattatraya et al used one RCA and n-bit binary adder which was used as BEC-1. The OR structure along with n-bit binary adder was result in generating BEC-1 operation. The number of logic gates was reduced in modified CSA and it consumed less power but delay was increased [6]. G Karthik Reddy et al used one RCA and DLatch. To replace n bit RCA n D-Latches with enable pin as a clock were required and latches were used to store the information. The performance of modified adder was better than SQRT CSA since it consumed less power [7]. V. Kokilavani et al had analysed the performance of seven different types of 32 bit and 64 bit adders: CCSA, CSA-BEC, CSA-CBL, CSA_CLA, CSA-BEC_CLA, CSA_SCBCLA, CSA-BEC_SCBCLA in terms of area and delay [8]. R.P.P. Singh et al proposed hybrid carry skip adder in which RCA was replaced by CLA for the generation of sum and carry for the next block. The power and area of modified carry skip adder was less as compared to other basic adders but it required more number of CLB's [9]. Shivani Parmar et al replaced RCA by BEC in conventional carry select adder. The area and power consumption of modified architecture was less as compared to CSA but delay was increased in modified CSA [10]. Basant Kumar Mohanty et al presented novel logic formulation for CSLA. In the proposed adder calculation of sum for \( C_{in}=1 \) was avoided in the sum and carry generator unit. The proposed adder used less logic devices and delay of output carry was small [11]. Vinod Kumar Naik et al presented modified adder in which all unnecessary operations was removed. In the proposed adder final carry was selected before the final sum was computed. The area utilization and power consumption of proposed adder was less as compared to CSA [12].

### III. PROPOSED METHODOLOGY

In the proposed approach, the carry select adder is designed using the carry generation technique and further implemented using two different methods of carry and sum selection phase. The carry select adder is divided into different sub blocks. In the first unit, simple half adder logic is implemented. This block is the common block for both the carry ‘1’ and ‘0’ calculation. Both techniques along with their different blocks is shown in figure 1 and 2. In figure 1 the first method (method 1) is shown, in this method firstly after the half adder block carry generation block generates the carry and then multiplexer is used to select the carry. After the selection of carry, sum is xor-ed with the carry to generate the final sum. In second method (method 2) after the carry generation part firstly the sum is xor-ed with the carry and then it is selected using multiplexer with carry input as the select line. Figure 2 shows the variation in method of sum generation after common logic used in method 1.
Figure 1: Method 1 (a) Half Adder Unit (b) Carry Generation Unit for $C_{in} = 0$ (c) Carry Generation Unit for $C_{in} = 1$ (d) Multiplexer Unit (e) Sum Generation Unit.

Figure 2: Method 2 (a) Sum Generation Unit for Carry = 0 (b) Sum Generation Unit for Carry = 1 (c) Multiplexer Unit.
The adder architecture is divided into various sub blocks which are shown in figure 1(a) – (e) for method 1 and from figure 1(a) - 1(c) and 2(a) – 2(c) for method 2. In the first block the simple half adder is used which computes the sum and carry value (shown in figure 1(a) $R_1$ used for sum and is $G_0$ for carry output and in the approach is taken from $0$ to $n - 1$). The Half adder sum and carry output generation equations are

\[
P(i) = A(i) \text{ xor } B(i) \\
G(i) = A(i) \text{ and } B(i)
\]

In the second block, Carry and Sum generation are implemented which takes the output from the first unit and generates the sum and carry values ($C_0 \cdot S_0$ and $C_1 \cdot S_1$ used for carry and sum respectively) for input carry ‘0’ and ‘1’. The carry is generated in the second block and used in method 1 and method 2 both while the sum generated is used in second method only. The output of the sum and carry are generated using

\[
C_0(0) = G(0) \\
C_0(1) = G(1) \text{ or } (P(1) \text{ and } G(0)) \\
C_0(2) = G(2) \text{ or } (P(2) \text{ and } G(1)) \text{ or } (P(2) \text{ and } P(1) \text{ and } G(0)) \\
C_0(3) = G(3) \text{ or } (P(3) \text{ and } G(2)) \text{ or } (P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or } (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \\
C_1(0) = G(0) \text{ or } P(0) \\
C_1(1) = G(1) \text{ or } (P(1) \text{ and } P(0)) \text{ or } (P(1) \text{ and } G(0)) \\
C_1(2) = G(2) \text{ or } (P(2) \text{ and } G(1)) \text{ or } (P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or } (P(2) \text{ and } P(1) \text{ and } P(0)) \\
C_1(3) = G(3) \text{ or } (P(3) \text{ and } G(2)) \text{ or } (P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or } (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or } (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0))
\]

\[
S_0(0) = P(0) \\
S_0(1) = P(1) \text{ xor } C_0(0) \\
S_0(2) = P(2) \text{ xor } C_0(1) \\
S_0(3) = P(3) \text{ xor } C_0(2)
\]

\[
S_1(0) = \text{ not } P(0) \\
S_1(1) = P(1) \text{ xor } C_1(0) \\
S_1(2) = P(2) \text{ xor } C_1(1) \\
S_1(3) = P(3) \text{ xor } C_1(2)
\]

Finally in the block shown in figure 1(d) for method 1 the mux architecture is implemented which selects one of the carry outputs from the second and third block. The final carry in method 1 is generated using the equation 19 and final sum is generated using equation 20 – 23 and $C_{out}$ is calculated using equation 24. In equation 25 and 26 the final sum and final carry is generated using method 2.

\[
C(i) = (C_0(i) \text{ and not } C_{in}) \text{ or } (C_1(i) \text{ and } C_{in}) \\
S(0) = P(0) \text{ xor } C_{in} \\
S(1) = P(1) \text{ xor } C(0)
\]

http://dx.doi.org/10.21172/1.72.550

Vol 7 issue 2 July 2016

321
Proposed CSA –

In Proposed CSA architecture both method 1 and method 2 have two variations considered as case 1 and case 2. The variation is in the form of first block which is either proposed 4 bit CSA or Ripple Carry Adder (RCA). Figure 3 shows the architecture of 16 bit CSA for case 1 using proposed 4 bit CSA for both method 1 and method 2. Figure 4 shows the architecture of 16 bit CSA for case 2 using both Proposed 4 bit CSA and 4 bit RCA.

\[
S(2) = P(2) \text{xor} \ C(1) \quad (22)
\]
\[
S(3) = P(3) \text{xor} \ C(2) \quad (23)
\]
\[
C_{\text{out}} = C(3) \quad (24)
\]
\[
S(i) = (S_0(i) \text{ and not } C_{\text{in}}) \text{ or } (S_1(i) \text{ and } C_{\text{in}}) \quad (25)
\]
\[
C_{\text{out}} = (C_0(3) \text{ and not } C_{\text{in}}) \text{ or } (C_1(3) \text{ and } C_{\text{in}}) \quad (26)
\]

IV. RESULTS AND DISCUSSIONS

The proposed Carry Select Adder is designed using the Xilinx ISE 14.2 system design environment using the VHDL language. The FPGA device used for the synthesis and simulation is Virtex 5. The design strategy used for method 1 is Area Optimization and method 2 is Power Optimization with physical synthesis. Table 1 shown below compares various architecture and methodologies of the design of Carry Select Adder for different number of bits. Various approaches like Conventional CSA using Ripple Carry Adder, CSA design using the new Carry generation logic and Proposed CSA are compared on the basis of performance parameters like Number of Slices, Number of Slice LUT’s, Delay, Area delay Product and Maximum Attainable Frequency for 16 bit, 32 bit and 64 bits.
Table 1: Performance Comparison of Various Approaches

<table>
<thead>
<tr>
<th>Word-Size</th>
<th>Adder</th>
<th>No. of Slice LUTs</th>
<th>No. of Occupied Slices</th>
<th>Delay(ns)</th>
<th>Area Delay Product (ns)</th>
<th>Max. Attainable Frequency(MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit</td>
<td>Conventional CSA</td>
<td>30</td>
<td>20</td>
<td>8.364</td>
<td>250.92</td>
<td>119.56</td>
</tr>
<tr>
<td></td>
<td>CSA Using New Carry Generation Logic</td>
<td>25</td>
<td>20</td>
<td>8.464</td>
<td>211.6</td>
<td>118.14</td>
</tr>
<tr>
<td></td>
<td>Proposed CSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Method d 1</td>
<td>Case 1</td>
<td>16</td>
<td>12</td>
<td>8.106</td>
<td>129.40</td>
</tr>
<tr>
<td></td>
<td>Case 2</td>
<td>17</td>
<td>12</td>
<td>7.025</td>
<td>119.40</td>
<td>123.36</td>
</tr>
<tr>
<td></td>
<td>Method d 2</td>
<td>Case 1</td>
<td>16</td>
<td>6</td>
<td>8.242</td>
<td>131.87</td>
</tr>
<tr>
<td></td>
<td>Case 2</td>
<td>15</td>
<td>6</td>
<td>7.386</td>
<td>110.79</td>
<td>135.39</td>
</tr>
<tr>
<td></td>
<td>CSA Using New Carry Generation Logic</td>
<td>49</td>
<td>25</td>
<td>13.120</td>
<td>642.88</td>
<td>76.21</td>
</tr>
<tr>
<td></td>
<td>Proposed CSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Method d 1</td>
<td>Case 1</td>
<td>32</td>
<td>22</td>
<td>12.762</td>
<td>408.38</td>
</tr>
<tr>
<td></td>
<td>Case 2</td>
<td>35</td>
<td>19</td>
<td>11.680</td>
<td>385.44</td>
<td>85.61</td>
</tr>
<tr>
<td></td>
<td>Method d 2</td>
<td>Case 1</td>
<td>32</td>
<td>10</td>
<td>11.915</td>
<td>381.28</td>
</tr>
<tr>
<td></td>
<td>Case 2</td>
<td>32</td>
<td>11</td>
<td>11.059</td>
<td>353.88</td>
<td>90.42</td>
</tr>
<tr>
<td>64-bit</td>
<td>Conventional CSA</td>
<td>126</td>
<td>77</td>
<td>24.370</td>
<td>3070.62</td>
<td>41.03</td>
</tr>
<tr>
<td></td>
<td>CSA Using New Carry Generation Logic</td>
<td>97</td>
<td>78</td>
<td>22.431</td>
<td>2175.80</td>
<td>44.58</td>
</tr>
<tr>
<td></td>
<td>Proposed CSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Method d 1</td>
<td>Case 1</td>
<td>64</td>
<td>43</td>
<td>22.073</td>
<td>1412.67</td>
</tr>
<tr>
<td></td>
<td>Case 2</td>
<td>65</td>
<td>48</td>
<td>20.991</td>
<td>1364.41</td>
<td>47.63</td>
</tr>
<tr>
<td></td>
<td>Method d 2</td>
<td>Case 1</td>
<td>64</td>
<td>24</td>
<td>19.261</td>
<td>1232.70</td>
</tr>
<tr>
<td></td>
<td>Case 2</td>
<td>64</td>
<td>22</td>
<td>18.405</td>
<td>1177.92</td>
<td>54.33</td>
</tr>
</tbody>
</table>

From the table it is evident that the proposed CSA is both area and delay efficient for various numbers of bits. The comparison results shown in the above table are plotted for 16, 32 and 64 bits and are shown in figure 5(a) – (e). In figure 5(a) and 5(b) the comparison of the number of Slice LUTs and number of occupied Slices for different architectures is plotted. In figure 5(c), 5(d) and 5(e) the combinational path delay and area delay product, maximum attainable frequency is plotted respectively. The graphs show a quantitative analysis of the proposed architecture with the approaches available in the literature.
Arithmetic operations in the digital systems are one of the most important issues of research in recent years. The fast and area efficient operations on FPGA are the necessity of each and every digital system implementing ALU or Signal Processing unit operations. In this work, a novel approach for the calculation of sum is implemented for different sizes of the input operands. The approach uses resource sharing among various building blocks of the adder. The results also justify the proposed approach and the delay is reduced by 5.965 ns compared to the conventional CSA, while the area utilization in terms of LUT’s and slices is also reduced by 71% than that of regular CSA.

V. CONCLUSION

REFERENCES


