A Compact Analytical Design of Dual-Loop 18 GHz Frequency Synthesizer to Enhance Signal Reliability in Digital Millimeter Radio Link System

M. Moghavvemi
Hossein Ameri Mahabadi, Department of Electrical Engineering, University of Malaya
A. Attaran

Available at: https://works.bepress.com/hossein_ameri/20/
A Compact Analytical Design of Dual-Loop 18 GHz Frequency Synthesizer to Enhance Signal Reliability in Digital Millimeter Radio Link System

Mahmoud Moghavvemi,1,* Hossein Ameri1 and Aliyar Attaran1

1 University of Malaya, Malaysia

Abstract. In this paper a high resolution dual-loop 17.7–19.7 GHz frequency synthesizer is presented which is compatible with ITU-R (F.595-6) standards. The investigations of phase noise and spur frequency contents are discussed in detail. The simulated and measured phase noise and spur frequency contents are similar to one another. Phase noise of $-81$ dBc/Hz in 17.7 GHz at 10 KHz offset frequency is measured by (HP8560) series Spectrum analyzer and it matches with predicted measurements.

Keywords. Dual-Band, Frequency Synthesizer, IRTU-R (F.595-6), Digital Millimeter Radio Link System.

PACS®(2010). 06.30.Ft, 06.20.fb, 84.40.-x, 07.57.Kp, 07.57.Hm.

1 Introduction

A high frequency dual-loop frequency synthesizer is very complex to construct but it is a crucial functional block in telecommunication systems. It has the least trade-offs among all synthesizer structures. In a dual-loop frequency synthesis structure, one synthesizer loop operates in high frequency and consumes more power than other loops.

In wireless transmission systems, synthesizers are the heart of the system in which data transmission performances such as channel speed switching, signal purity and integrity are determined. Indirect synthesis such as dual-loop structure can offer these performance requirements unlike direct-digital synthesis (DDS) where the modulated signal is directly synthesized at the output frequency ([4]). For achieving an acceptable phase noise with good resolution, a dual-loop synthesizer structure is introduced, in which one loop generates low frequency with low step size, and the other loop generates high frequency with large step size. By mixing the output frequency of these two loops, a high frequency with low step size can be achieved.

A general dual-loop synthesizer block diagram is shown in Figure 2.

The modeled phase noise contributed from each functional synthesizer loop block is shown in Figure 3.

Table 1 shows an extensive performance comparison between various synthesizer structures based on their performance.

2 Phase Noise Modeling

Phase noise dictates the performance quality of the high-speed telecommunication transceivers. Phase noise in frequency-domain and jitter noise in time-domain are used to characterize digital micrometer wave link systems for high-speed radio application.
In Figure 1, the third order loop filter, trans-impedance can be expressed as:

\[ G(s) = \frac{Z_i(f) \times \frac{1}{i\pi f C_3}}{Z_i(f) + R_3 + \frac{1}{i\pi f C_3}}. \]

Where \( Z_i(f) \) is the impedance of the loop filter, \( R_3 \) is a resistor, and \( C_3 \) is a capacitor in the loop filter.

Generally, every functional loop block in the synthesizer is a noise source (intrinsic). All the intrinsic noise sources in the synthesizer loop are uncorrelated. Hence the power-spectrum density (PSD) noise at the output is the superposition of all the noise contributions from each block multiplied by their noise transfer function ([5]).

Reference noise \( N_{ref} \) is the phase noise contribution of reference oscillator in \( f \) offset frequency, and it can be modeled as:

\[ N_{ref}(f) = N_{ref}(\Delta f) \left( \frac{\Delta f}{f} \right)^2 + N_{ref-floor} \]

where \( N_{ref}(\Delta f) \) is the phase noise at \( \Delta f \) offset frequency in the \(-20\, \text{dB/dec} \) spectrum region, \( N_{ref-floor} \) is the noise floor of the reference oscillator.

The noise from the reference oscillator in the output will be

\[ N_{ref-output} = N_{ref} N^2 H^2 \]

where \( H = 1 - \frac{1}{1 + \frac{f_0}{f}} \).

Phase detector noise \( N_{PDF-ref} \) is generated in transistor-level integrated-circuitry (IC) fabricated in factory, whose noise floor is proportional to \( 10 \log(F_{ref}/1 \, \text{Hz}) \). The actual noise is flat with respect to the operating frequency, and by setting a proper loop bandwidth, the effective \( N_{PDF} \) can be filtered out ([6]).

\[ \log(N_{PDF}) = G_{cl}(f) \times \frac{N_{PDF-ref} + 10 \log(F_{ref}/1 \, \text{Hz})}{20} \]

where \( G_{cl}(f) \) is the close-loop gain of the synthesizer loop ([8]).

Loop filter noise \( N_{fil} \) can be modeled from noise current and the admittance of the loop filter, \( Y_{fil} \).

\[ N_{fil}(s) = 2 \cdot K \cdot T \cdot \text{Re}(Y_{fil}(s)) \]

Where \( K \) is Boltzmann’s constant, \( T \) is the absolute temperature, and \( Y_{fil} \) is \( 1/Z_1 + 1/Z_2 \), as shown in Figure 2, the complex admittance of the loop filter. Finally the loop filter contribution in output can be expressed as ([7, 8])

\[ N_{fil-output} = N_{fil}(s) |G(s)|^2 \left( \frac{K_{VCO}}{s} \right)^2 \cdot (1 - H^2) \]

Charge-pump noise \( N_{CP} \) exhibits flicker noise \( (1/f) \) and thermal noise, which is proportional to the duty cycle \( \alpha_{CP} \). For a large \( \alpha_{CP} \), the flicker noise corner will be high and the generated thermal noise will be small compared to flicker noise ([8]).

\[ N_{CP-output} = N_{CP} \cdot |G(s)|^2 \cdot \left( \frac{K_{VCO}}{s} \right)^2 \cdot (1 - H^2) \]

VCO noise \( N_{VCO} \) can be modeled as

\[ N_{VCO}(f) = N_{VCO}(\Delta f) \left( \frac{\Delta f}{f} \right)^2 \left( 1 + \frac{f_{c,VCO}}{f} \right) \]

where \( N_{VCO}(\Delta f) \) is the VCO phase noise at \( \Delta f \) offset frequency. \( f_{c,VCO} \) is the \( 1/f^3 \) noise corner of VCO and \( N_{VCO-floor} \) is the noise floor of VCO. The VCO noise contribution in the output frequency can be expressed as ([6])

\[ N_{VCO-output} = N_{VCO} |1 - H|^2 \]

For uncorrelated noise sources, the respective noise spectra must be summed up to obtain total phase noise spectrum at the frequency synthesizer output.

\[ N_{total-output} = N_{ref-output} + N_{PDF-output} + N_{fil-output} + N_{CP-output} + N_{VCO-output} \]

The modeled phase noise contributed from each functional synthesizer loop block is shown in Figure 3.

Table 1 shows an extensive performance comparison between various synthesizer structures based on their performance.
A Compact Analytical Design of Dual-Loop 18 GHz Frequency Synthesizer

3 System Block Diagram

The block diagram of the 18 GHz synthesizer is shown in Figure 4. The structure is dual loop and thus there are two phase lock loops to generate the IF and LO signals. Both signals are combined in a sub harmonic mixer, generating the desired output frequency.

In the IF PLL, a TCXO10 is used as the reference of 10 MHz half sinewave signal. The used crystal’s high phase noise performance (Table 3) and high slope in the lower edge of the signal are the main advantages of this chip which improves the phase detector efficiency.

For the phase detection part, a chip is selected that includes a phase/frequency detector and two internal digital frequency dividers $M$ and $R$. The $M$ and $R$ values are determined by a programmable microcontroller and applied to the phase detector.

An MMIC is used as the VCO. This MMIC operates at 5 v, 10 mA DC bias. The output signal frequency of the VCO is in the 970–2150 MHz range and has a good phase noise as indicated in Table 2. The VCO’s output signal is sampled and used as a feedback to PD.

In the fabricated synthesizer, the $R$ and $M$ values are programmed to be 5 and 518, respectively. The resulting output frequency signal $f_{IF}$ in the locked loop state is equal to

$$f_{IF} = \frac{M}{R} f_r \implies f_{IF} = 1036 \text{ MHz}.$$  (14)

The IF signals is passed through an amplifier to have an acceptable power level at the mixer input. The schematic of

Figure 2. Basic block diagram of dual-loop synthesizer.

Figure 3. Modeled phase noise spectrum using the formulas.
Figure 4. The 18 GHz synthesizer block diagram.

Figure 5. The IF PLL circuit schematic.
Table 1. Performance comparison between various synthesizer structures.

<table>
<thead>
<tr>
<th>Reference</th>
<th>Frequency range (GHz)</th>
<th>Structure</th>
<th>Technology</th>
<th>Tuning (%)</th>
<th>Phase noise (dBc/Hz)</th>
<th>Supply voltage (V)</th>
<th>Spurs content (dBc)</th>
<th>Gain power</th>
</tr>
</thead>
<tbody>
<tr>
<td>[9]</td>
<td>24</td>
<td>2 step up-conversion mixer</td>
<td>0.18um CMOS</td>
<td>5</td>
<td>—</td>
<td>2.5</td>
<td>—</td>
<td>26.5 dBm</td>
</tr>
<tr>
<td>[10]</td>
<td>13.9–15.6</td>
<td>Integer-N</td>
<td>0.18um CMOS</td>
<td>12.2</td>
<td>−103.8 @ 1 MHz</td>
<td>1.8</td>
<td>—</td>
<td>60 dBc</td>
</tr>
<tr>
<td>[11]</td>
<td>2–18</td>
<td>MMIC</td>
<td>0.2um PHFMT</td>
<td>88</td>
<td>−80 @ 100 KHz</td>
<td>—</td>
<td>&lt; 55</td>
<td>—</td>
</tr>
<tr>
<td>[12]</td>
<td>17</td>
<td>Integer-N, QVCO</td>
<td>0.18um CMOS</td>
<td>16.5</td>
<td>−110 @ 1 MHz</td>
<td>1</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>[13]</td>
<td>6.3–9</td>
<td>Integer-N</td>
<td>0.18um CMOS</td>
<td>30</td>
<td>−109 @ 1 MHz</td>
<td>1.8</td>
<td>−52</td>
<td>—</td>
</tr>
<tr>
<td>[14]</td>
<td>10</td>
<td>Integer-N</td>
<td>0.18um CMOS</td>
<td>—</td>
<td>−102 @ 1 MHz</td>
<td>1.8</td>
<td>−48</td>
<td>—</td>
</tr>
<tr>
<td>[15]</td>
<td>22–29</td>
<td>Direct-conversion</td>
<td>0.18um SiGe BiCMOS</td>
<td>24</td>
<td>−100.4 @ 1 MHz</td>
<td>1.8</td>
<td>−47</td>
<td>35/31 dB</td>
</tr>
<tr>
<td>[16]</td>
<td>24.2</td>
<td>Integer-N</td>
<td>0.18um CMOS</td>
<td>6</td>
<td>−106 @ 100 KHz</td>
<td>1</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>[17]</td>
<td>3.1–8</td>
<td>Integer-N, mixer</td>
<td>0.18um CMOS</td>
<td>158</td>
<td>−126 @ 10 MHz</td>
<td>1.8</td>
<td>—</td>
<td>81.5–85.2 dB</td>
</tr>
<tr>
<td>[18]</td>
<td>16–18.8</td>
<td>Integer-N</td>
<td>0.13um SiGe BiCMOS</td>
<td>14.89</td>
<td>−90 @ 100 KHz</td>
<td>1.8</td>
<td>−65</td>
<td>—</td>
</tr>
<tr>
<td>this work</td>
<td>17.7–19.7</td>
<td>Dual-loop</td>
<td>Discrete</td>
<td>11.29</td>
<td>−81 @ 10 KHz</td>
<td>0–5.5</td>
<td>−57</td>
<td>51.83 dB</td>
</tr>
</tbody>
</table>

Figure 6. The LO PLL circuit schematic.
Table 2. VCO phase noise versus offset frequency.

<table>
<thead>
<tr>
<th>Offset frequency</th>
<th>Phase noise (dBc/Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 KHz</td>
<td>−70</td>
</tr>
<tr>
<td>10 KHz</td>
<td>−96</td>
</tr>
<tr>
<td>100 KHz</td>
<td>−118</td>
</tr>
<tr>
<td>1 MHz</td>
<td>−138</td>
</tr>
</tbody>
</table>

Table 3. Xtal phase noise versus offset frequency.

<table>
<thead>
<tr>
<th>Offset frequency</th>
<th>Phase noise (dBc/Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 KHz</td>
<td>−55</td>
</tr>
<tr>
<td>10 KHz</td>
<td>−85</td>
</tr>
<tr>
<td>100 KHz</td>
<td>−110</td>
</tr>
<tr>
<td>1 MHz</td>
<td>−125</td>
</tr>
</tbody>
</table>

the IF PLL is indicated in Figure 5. In the LO PLL, the reference frequency is generated by another TCXO, a product of RAKON Inc., to have a very low noise and high stability of 5 PPM. The phase noise versus offset is presented in Table 3 for this chip. The applied PD in the loop is the same chip as described in the previous section. An MMIC is selected for the VCO block. The MMIC has an operation frequency range of 7.8–8.7 GHz and is capable of changing the output frequency by a tune voltage of 1–11 v range. A 10 dB directional coupler is used to sample the output frequency, since the power level of the output is high enough (14 dBm). The sampled frequency is passed through a frequency divider, so \( f_{in} = f_{LO}/4 \).

The selected chip for the frequency divider block has a very low noise. Its operation frequency range is from DC to 12.5 GHz and its supply voltage and current are 5 v, 100 mA, respectively. In the fabricated synthesizer, \( M \) and \( R \) are set to 4 and 83, to provide the LO output signal frequency \( f_{LO} \):

\[
\frac{f_{LO}}{4} = \frac{M}{R} f_r \Rightarrow f_{LO} = 8300 \text{ MHz.} \quad (15)
\]

The schematic diagram of the LO PLL is shown in Figure 6. Finally, the IF and LO signals are applied to a sub harmonic mixer in order to generate the required frequency. The sub harmonic mixer MMIC has a LO internal amplifier and its conversion loss is equal to 10 dB. The frequency ranges of IF and LO signals of this chip are DC 3 GHz and 7–10.5 GHz respectively.

Considering the sub harmonic mixer characteristic, the output signal frequency will be equal to

\[
f_{out} = 2 \times f_{LO} + f_m = 17706 \text{ MHz.} \quad (16)
\]

Figure 7 illustrates the schematic of the sub harmonic mixer. The phase noise of the fabricated synthesizer is measured and presented in the next section.

4 Fabrication and Measurement Results

The synthesizer is fabricated and shown in Figure 8. The LO and IF PLL loop’s VCOs have a phase noise around −90 dBc/Hz and −96 dBc/Hz at 10 KHz offset, respectively, according to their datasheets. The phase noise of the LO signal decreases by 10 log2 factor, after multiplying by 2 in the sub harmonic mixer. Therefore, there are two signals at the sub harmonic mixer inputs: a signal with frequency of \( 2 \times f_{LO} \) and −87 dBc/Hz phase noise, and an IF signal with −96 dBc/Hz phase noise. The output signal phase noise follows the \( 2 \times f_{LO} \) signal phase noise considering the higher phase noise of the IF signal. So a phase noise of −84 dBc/Hz is predicted for output signal because of the sub harmonic mixer characteristic.

Measurement results of the fabricated synthesizer are shown in Figure 9. The frequency spectrum is observed by an HP8563A spectrum analyzer. The frequency span, RBW, and VBW are set to 50 KHz, 1 KHz, and 30 Hz, respectively. The difference between carrier and 10 KHz offset power level is equal to −51.83 dB, as indicated in Figure 9. Thus the phase noise of the output signal is obtained by the following relation (10, 11):

\[
\text{Measured phases noise} = -51.83 -10 \log_{10} \text{RBW} = -81.83 \text{ dBc/Hz.} \quad (17)
\]

Phase noise at 1 KHz and 100 KHz offset are −60 and −100 dBc/Hz, respectively. Spur frequency contents are measured at −57 dBc. The predicted performance parameters such as gain, spur contents and phase noise are in comparable to the measured results. The comparison results indicate that the phase noise of the system is superior to its rivals.

5 Conclusion

The modeling representations of all intrinsic phase noise spectrum sources of frequency synthesizer loop are discussed. The block-circuit analysis of a dual-loop synthesizer is presented. A carefully calculated frequency resolutions and design parameters in each loop are analyzed. This
method is proposed to dramatically reduce the phase noise effect in output oscillating frequency due to performance trade-offs in all the other synthesizer loop structures. In this paper, the methodology analysis of dual-loop frequency synthesizer and spur frequency contents and phase noise are analyzed. The performance comparison between the proposed method and previous works in this frequency is presented. The channel switching is fully programmable for 17.7–19.7 GHz frequency range. Test results indicate that the fabricated synthesizer has a phase noise of $-81$ dBc/Hz, much superior to the phase noise reported in the references.

Acknowledgments

The first author was supported by the Center of Research in Applied Electronics CRAE. The second author was supported by the University of Malaya.

References