Skip to main content

About Haidar M. Harmanani

Haidar Harmanani is a professor of computer science in the Department of Computer Science and Mathematics in Byblos. He is also the Associate Dean of the School of Arts & Sciences. He joined LAU in 1994 as an assistant professor.

Dr. Harmanani has served on the program committees of various international conferences, including the IEEE NEWCAS Conference (NEWCAS 2006-2012), the ABET Symposium, 2012, the IEEE Midwest Symposium on Circuits and Systems, 2007, the IEEE International Conference on Electronics, Circuits, and Systems, (ICECS 2000, ICECS 2006, ICECS 2007), the 14th IEEE International Conference on Microelectronics, 2002, the ACS/IEEE International Conference on Computer Systems and Applications, 2001, and the IEEE Design Automation and Test in Europe, 1998 (DATE 98). Dr. Harmanani was the General Chair of the 18th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2011) and the Technical Program Chair of the 6th International Design and Test Workshop (IDT 2011). Dr. Harmanani has been an ABET Program Evaluator (Computer Science and Engineering) since 2009.

His research interests include electronic design automation, high-level synthesis, design for testability, and cluster parallel programming. He is a senior member of IEEE and a senior member of ACM.

Positions

Present Professor, Lebanese American University
to


$
to
Enter a valid date range.

to
Enter a valid date range.

Courses

  • http://harmanani.github.io/index.html#teaching

Education

to
19911994 PhD, Case Western Reserve University ‐ Electrical Engineering and Computer Science
to
19891991 MS, Case Western Reserve University ‐ Electrical Engineering and Computer Science
to
19851989 BS, Case Western Reserve University ‐ Electrical Engineering and Computer Science
to


Contact Information

Lebanese American University
Byblos, 1401 2010
Lebanon


Financial Engineering (1)

FPGAs (1)

Monte Carlo Simulation (1)

Software Engineering (1)

Test Scheduling (1)

SOC Test (3)

High-Level Synthesis and Test (3)

Neural Networks (1)

Network-On-Chip (2)

Speculative models (1)

Education (1)