Hardware Acceleration of Multi-view Face Detection2009 IEEE 7th Symposium on Application Specific Processors Proceedings: San Francisco, CA
AbstractThis paper presents a parallelized architecture for hardware acceleration of multi-view face detection. In our architecture, the multi-view face detection system generates rotated image windows and their integral image windows for each classifier which perform parallel classification operations to detect non-upright (rotated) and non-frontal (profile) faces in the images. We use the training data from OpenCV to detect the frontal and profile faces based on the Viola and Jones algorithm. The proposed architecture for multi-view face detection has been designed using Verilog HDL and implemented in a Xilinx Virtex-5 FPGA. Its performance has been measured and compared with a Jones' and Viola's software implementation of multi-view face detection.
Citation InformationJungok Cho, Bridget Benson and Ryan Kastner. "Hardware Acceleration of Multi-view Face Detection" 2009 IEEE 7th Symposium on Application Specific Processors Proceedings: San Francisco, CA (2009) p. 66 - 69
Available at: http://works.bepress.com/bbenson/7/