Skip to main content
Integrating Through-Wafer Interconnects with Active Devices and Circuits
IEEE Transactions on Advanced Packaging
  • Jim Jozwiak, Boise State University
  • Richard G. Southwick, III, Boise State University
  • Vaughn N. Johnson, Boise State University
  • William B. Knowlton, Boise State University
  • Amy J. Moll, Boise State University
Document Type
Publication Date
Through wafer interconnects (TWIs) enable vertical stacking of integrated circuit chips in a single package. A complete process to fabricate TWIs has been developed and demonstrated using blank test wafers. The next step in integrating this technology into 3D microelectronic packaging is the demonstration of TWIs on wafers with preexisting microcircuitry. The circuitry must be electrically accessible from the backside of the wafer utilizing the TWIs; the electrical performance of the circuitry must be unchanged as a result of the TWI processing; and the processing must be as cost effective as possible. With these three goals in mind, several options for creating TWIs were considered. This paper explores the various processing options and describes in detail, the final process flow that was selected for testing, the accompanying masks that were designed, the actual processing of the wafers, and the electrical test results.
Copyright Statement

©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. DOI: 10.1109/TADVP.2007.906235

Citation Information
Jim Jozwiak, Richard G. Southwick, Vaughn N. Johnson, William B. Knowlton, et al.. "Integrating Through-Wafer Interconnects with Active Devices and Circuits" IEEE Transactions on Advanced Packaging (2008)
Available at: